



Product Specification AU OPTRONICS CORPORATION

()	Preliminary Specifications
(٧)	Final Specifications

Module	14.1" WXGA+ Color TFT-LCD with LED Backlight design
Model Name	B141PW04 V1 (H/W: 0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification is su notice.	ubject to change without

Approved by	Date					
<u>Bonnie Chen</u>	2009/12/22					
Prepared by						
<u>Johnny Tu</u>	2009/12/21					
NBBU Marketing Division / AU Optronics corporation						





Product Specification AU OPTRONICS CORPORATION

Contents

Handling Precautions	4
General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	t
Functional Block Diagram	11
Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	19
Signal Characteristic	20
6.3 Integration Interface and Pin Assignment	21
7.1 Vibration Test	24
7.2 Shock Test Spec:	24
Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
8.2 Screw Hole Depth and Center Position	26
0. Appendix: EDID description	
	General Description 2.1 General Specification 2.2 Optical Characteristics Functional Block Diagram Absolute Maximum Ratings 4.1 Absolute Ratings of TFT LCD Module 4.2 Absolute Ratings of Environment Electrical characteristics 5.1 TFT LCD Module 5.2 Backlight Unit Signal Characteristic 6.1 Pixel Format Image 6.3 Integration Interface and Pin Assignment Vibration and Shock Test 7.1 Vibration Test 7.2 Shock Test Spec: 7.3 Reliability Test. Mechanical Characteristics 8.1 LCM Outline Dimension 8.2 Screw Hole Depth and Center Position Shipping and Package 9.1 Shipping Label Format. 9.2 Carton package 9.3 Shipping package of palletizing sequence.







Record of Revision

Version and Date Page		Page	Old description	New Description	Remark
0.1	2009/07/03	AII	First Edition for Customer		
0.2	2009/08/25	28		Update shipping label	
		29		Update Caton package and Shipping package of palletizing sequence	
		30		Update EDID	





AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.





AU OPTRONICS CORPORATION

2. General Description

B141PW04 V0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA+ (1440(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B141PW04 V0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

Items	Unit		Specifications				
Screen Diagonal	[mm]	357.7 (14.1	357.7 (14.1W")				
Active Area	[mm]	303.48 (H)	x 189.68 (V)				
Pixels H x V		1440 x 3 (F	RGB) x 900				
Pixel Pitch	[mm]	0.2108 x 0.	2108				
Pixel Format		R.G.B. Ver	tical Stripe				
Display Mode		Normally W	/hite				
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	300 typ. (5 points average) 250 min. (5 points average)(Note1)					
Luminance Uniformity 1.25 m			1.25 max. (5 points)				
Contrast Ratio	300 min						
Response Time	[ms]	8 typ / 16 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	5.8 max. (Include Logic and Blu power, without LED efficiency))					
Weight	[Grams]	375 max.					
Physical Size	[mm]		L	W	Т		
		Max	320.0	207.0	5.5		
		Typical	319.5	206.5	-		
			Min 319.0 206.0 -				
Electrical Interface		eDP 1 Main Link Differential Pair					
Glass Thickness	[mm]	0.5					
Surface Treatment		Anti-Glare, Hardness 3H, Haze 11%					
Support Color		262K colors	s (RGB 6-bi	t)			

B141PW04 V0 Document Version: 0.2





Product Specification AU OPTRONICS CORPORATION

Temperature Range		
Operating	[°C]	0 to +50
Storage (Non-Operating)	[°C]	-20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics

Item	Unit	Conditions	Min.	Тур.	Max.	Note
White Luminance (ILED=20mA)	[cd/m ²]	5 points average	250	300		1, 4, 5.
Viewing Angle	[degree] [degree]	Horizontal (Right) CR = 10 (Left)	-	40 40	- -	4, 9
	[degree] [degree]	Vertical (Upper) CR = 10 (Lower)	-	15 30	-	
Luminance Uniformity		5 Points	-	-	1.25	1, 3, 4
Luminance Uniformity		13 Points	-	-	1.53	2, 3, 4
CR: Contrast Ratio		9	400	-	-	4, 6
Cross talk	%				4	4, 7
Response Time	[msec]	Rising	-	-	_	4, 8
	[msec]	Falling	-	-	-	
	[msec]	Rising + Falling	-	8	15	
		Red x	0.550	0.580	0.610	
		Red y	0.310	0.340	0.370	
Chromaticity of color		Green x	0.280	0.310	0.340	
Coordinates		Green y	0.520	0.550	0.580	4, 9
(CIE 1931)	CIE1931	Blue x	0.125	0.155	0.185	
		Blue y	0.125	0.155	0.185	
		White x	0.283	0.313	0.343	
		White y	0.299	0.329	0.359	
NTSC		%		45		


B141PW04 V0 Document Version: 0.2




Product Specification

AU OPTRONICS CORPORATION


Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance



Note 4: Measurement method


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting





AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Brightness on the "White" state
Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

 $CT = | Y_B - Y_A | / Y_A \times 100 (\%)$


Where

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)








Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.








AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches wide Color TFT/LCD **30** Pin (One CH/connector Module)





Product Specification

AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

ltem	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


112 1 110 0 1 10 1 10 1 11 1 1 1 1 1 1 1									
Item	Symbol	Min	Max	Unit	Conditions				
Operating Temperature	TOP	0	+50	[°C]	Note 4				
Operation Humidity	HOP	5	95	[%RH]	Note 4				
Storage Temperature	TST	-20	+60	[°C]	Note 4				
Storage Humidity	HST	5	95	[%RH]	Note 4				

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).





Storage Range





Product Specification

AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
	Voltage					
PDD	VDD Power	_	1	1.8	[Watt]	Note 1
IDD	IDD Current	-	300	600	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable	_	_	100	[mV]	
	Logic/LCD Drive		_		р-р	
	Ripple Voltage					♦

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Note 2: Measure Condition





Vin rising time





AU OPTRONICS CORPORATION


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of VESA Display Port Standard V1.1a in detail.

Signal electrical characteristics are as follows;

Display Port main link signal:



Display Port main link								
Min Typ Max								
VCM	Differential common mode voltage		0		٧			
VDiffP-P level1	Differential peak to peak voltage level1	0.34	0.4	0.46	٧			
VDiffP-P level2	Differential peak to peak voltage level2	0.51	0.6	0.68	٧			
VDiffP-P level3	Differential peak to peak voltage level3	0.69	0.8	0.92	٧			
VDiffP-P level4	Differential peak to peak voltage level4	1.02	1.2	1.38	V			


Fallow as VESA display port standard V1.1a at both 1.62 and 2.7Gbps link rates.



Product Specification

AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display Port AUX_CH								
Min Typ Max ur									
VCM	Differential common mode voltage	0	VDD/2	2	٧				
VDiffP-P	Differential peak to peak voltage	0.39		1.38	V				

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:


	Display Port Vi	1PD			
		Min	Тур	Max	unit
VHPD	HPD voltage	2.25		3.6	٧

Fallow as VESA display port standard V1.1a.




AU OPTRONICS CORPORATION

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only







AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	December	Reqd.	Limits		Nata			
Parameter	Description	Ву	Min	Max	Notes			
T1	Power rail rise time, 10% to 90%	Source	0.5ms	10ms				
T2	Delay from LCDVCC to black video generation	Sink	0ms	200ms	Prevents display noise until valid video data is received from the Source (see note 1 below)			
Т3	Delay from LCDVCC to HPD high	Sink	0ms	200ms	Sink Aux Channel must be operational upon HPD high			
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize			
T5	Link training duration	Source	-	-	Dependant on Source link training protocol			
Т6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.			
Т7	Delay from valid video data from Source to video on display	Sink	0ms	50ms	Max allows Sink validate video data and timing			
Т8	Delay from valid video data from Source to backlight enable	Source	-	-	Source must assure display video is stable			
Т9	Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated (see note 1 below)			
T10	Delay from end of valid video data from Source to power off	Source	0ms	500ms				
T11	Power rail fall time, 90% to 10%	Source	-	10ms				
T12	Power off time	Source	500ms	-				

Power Sequence Timing									
		Value							
Parameter	Min.(ms)	Typ.(ms)	Max.(ms)	Condition					
T13	10		-						
T14	10	-	-						
T15	10								
T16	10		•						
T17	0.5		10						
T18	.0.		10						

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)

system development and debugging purpose.

- -when the "Novideostream Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for

B141PW04 V0 Document Version: 0.2

17 of 34





AU OPTRONICS CORPORATION


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

Display Port signal cable impedance request:

Signal cable impedance:

The variation of the cable impedance must be within 100ohms \pm -15% from a system to a panel connector.

Parameter	Condition	Min.	Тур.	Max.	Unit
Cable impedance	System to panel connector	85	100	115	Ohm







Product Specification AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	3.6	4	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I_F =20 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7.5	12.0	21.0	[Volt]	
LED Enable Input High Level	WED EN		-	-	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	-	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level	_	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	9.5K	10K	10.5K	Hz	
PWM Duty Ratio	Duty	5		100	%	





AU OPTRONICS CORPORATION

6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1																		14	14(J
1st Line	R	G	В	R	G	В		•	•				- .	. <u>-</u>		-	R	G	В	R	G	В
900th Line	R	G	В	R	G	В	-		-	-	?	-			-	-	R	G	В	R	G	В





Product Specification AU OPTRONICS CORPORATION

6.3 Integration Interface and Pin Assignment

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12 or compatible
Mating Housing/Part Number	IPEX 20453-030T-02 or compatible

6.3.2 Pin Assignment

Pin#	Signal Name	Signal Descr.
1	PAID	Conn. Continuity Test
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	BIST	LCD Panel Self Test Enable
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin








18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	NC	No connect
23	BL_PWM_DIM	System PWM signal input
24	SMBUS_CLK	Backlight Control Clk
25	SMBUS_DATA	Backlight Control Data
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	PAID	Conn. Continuity Test





AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off.





AU OPTRONICS CORPORATION

7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 95%RH, 300h	
High Temperature Operation	Ta= 50°C, Room Humidity, 300h	
Low Temperature Operation	Ta= 0°C, Room Humidity, 300h	
High Temperature Storage	Ta= 65℃, Room Humidity, 300h	
Low Temperature Storage	Ta= -25°C, Room Humidity 250h	
Thermal Shock	Ta=-25°C to 65°C, 20~90RH, Duration at 30 min, 100	
Test	cycles	
ESD	Contact : ±8 KV	Note 1
LOD	Air: ±15 KV	


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

 $\textbf{Remark:} \ \mathsf{MTBF} \ (\mathsf{Excluding} \ \mathsf{the} \ \mathsf{LED}) \\ : 30,000 \ \mathsf{hours} \ \mathsf{with} \ \mathsf{a} \ \mathsf{confidence} \ \mathsf{level} \ 90\% \\$

8. Mechanical Characteristics

8.1 LCM Outline Dimension




Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



Screw hole minimum depth, from side surface = 2.4 mm (See drawing)

Screw hole center location, from front surface = 3.1 $\pm\,0.3\text{mm}$ (See drawing)

Screw Torque: Maximum 2.5 kgf-cm








9. Shipping and Package


9.1 Shipping Label Format




Revision Code (YYY) Tabel:

Build Name(s):	PPID Revision Code(s):
Sub System Test (SST) Working Sample (WS) ENG 2	X00, X01, X02,, X0n
Product Test (PT) Engineering Sample (ES) ENG 3	X10, X11, X12,, X1n
System Test (ST) Customer Sample (CS) ENG 4	X20, X21, X22, X2n
X-Build (XB) Mass Production (MP) ENG 5	A00, A01, A02, A0n

9.2 Carton package



9.3 Shipping package of palletizing sequence





10. Appendix: EDID description

	Byte	Field Name and Comments	Value	Value	Value
	(hex)	Tield Name and Comments	(hex)	(binary)	(DEC)
	0	Header	00	00000000	0
	1	Header	FF	11111111	255
	2	Header	FF	11111111	255
Header	3	Header	FF	11111111	255
lea	4	Header	FF	11111111	255
	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	0
		EISA manufacture code = 3		-	
	8	Character ID	06	00000110	6
		EISA manufacture code			
	9	(Compressed ASCII)	AF	10101111	175
		Panel Supplier Reserved –	4.7	21222111	_,
	0A	Product Code	47	01000111	71
	0B	Panel Supplier Reserved – Product Code	41	01000001	65
	UD	LCD module Serial No -	41	01000001	65
ಕ		Preferred but Optional ("0" if			
du ion	0C	not used)	00	0000000	0
Pro		LCD module Serial No -			
_ \		Preferred but Optional ("0" if			
opc IIC	0D	not used)	00	00000000	0
Vendor / Product EDID Version		LCD module Serial No -			
	٥.	Preferred but Optional ("0" if	0.0		
	0E	not used)	00	00000000	0
		LCD module Serial No - Preferred but Optional ("0" if			
	0F	not used)	00	00000000	0
	10	Week of manufacture	01	00000001	1
	11	Year of manufacture	13	00010011	19
	12	EDID structure version # = 1	01	00000001	1
	13	EDID revision # = 4	04	00000001	4
	10	Video I/P definition = Digital I/P	04	00000100	7
	14	(90 (6-bit) or A0 (8-Bit))	95	10010101	149
		Max H image size = ??			
W					
ry ters	15	CM(Rounded to cm)	1E	00011110	30
Display Parameters		Max V image size = ??			
	16	CM(Rounded to cm)	13	00010011	19
പ്		Display gamma = (gamma			
		×100)-100 = Example:			
	17	$(2.2 \times 100) - 100 = 120$	78	01111000	120
	18	Feature support	02	0000010	2
at	19	Red/Green Low bit (RxRy/GxGy)	89	10001001	137
<u> </u>					
Fanel Color Coordinat es		Blue/White Low bit (BxBy/WxWy)	E5	11100101	229

	1C	Red Y Ry = 0.???	57	01010111	87
	1D	Green X Rx = 0.???	54	01010100	84
	1E	Green Y Ry = 0.???	93	10010011	147
	1 -	Blue X Rx =	30	10010011	177
	1F	0.???	27	00100111	39
		Blue Y Ry =		00100111	
	20	0.???	22	00100010	34
	21	White X $Rx = 0.$???	50	01010000	80
	22	White Y $Ry = 0.$??	54	01010100	84
pe .	23	Established timings 1 (00h if not used)	00	00000000	0
Established Timings	20	Established timings 2 (00h if	00	0000000	
imi	24	not used)	00	00000000	0
Est		Manufacturer's timings (00h if			
	25	not used)	00	00000000	0
	26	Standard timing ID1 (01h if not used)	01	0000001	1
		Standard timing ID1 (01h if not			
	27	used)	01	00000001	1
	28	Standard timing ID2 (01h if not used)	01	00000001	1
	20	Standard timing ID2 (01h if not	01	0000001	1
	29	used)	01	0000001	1
	0.4	Standard timing ID3 (01h if not	01	0000001	
	2A	used) Standard timing ID3 (01h if not	01	00000001	1
	2B	used)	01	0000001	1
		Standard timing ID4 (01h if not			
ng	2C	used)	01	00000001	1
Standard Timing ID	2D	Standard timing ID4 (01h if not used)	01	00000001	1
rd T		Standard timing ID5 (01h if not	0.	00000001	
nda	2E	used)	01	0000001	1
Star	0.	Standard timing ID5 (01h if not	0.1	0000001	4
	2F	used) Standard timing ID6 (01h if not	01	00000001	1
	30	used)	01	0000001	1
		Standard timing ID6 (01h if not			
	31	used)	01	00000001	1
	32	Standard timing ID7 (01h if not used)	01	00000001	1
	32	Standard timing ID7 (01h if not	01	00000001	l
	33	used)	01	0000001	1
	0.4	Standard timing ID8 (01h if not	0.1	0000001	
	34	used) Standard timing ID8 (01h if not	01	00000001	1
	35	used)	01	00000001	1
rip T		Pixel Clock/10,000			
Timing Descrip ter #1	36	(LSB)	94	10010100	148
	37	Pixel Clock/10,000	25	00100101	37
B141PW04 V0	5/	T IXEL CIOCK/ 10,000	23	00100101	3/ 3

37 10 of 34 Pixel Clock/10,000 25 One ste

		(MSB)			
		Horizontal Active = ????			
	38	pixels (lower 8 bits)	A 0	10100000	160
	00	Horizontal Blanking (Thbp) =	710	1010000	100
	39	320 pixels (lower 8 bits)	3E	00111110	62
	39	Horizontal Active/Horizontal	JL	00111110	02
	2.4	blanking (Thbp) (upper4:4	E 4	01010001	0.1
	3A	bits) Vertical Active = ??? lines	51	01010001	81
	3B	Vertical Blanking (Tvbp) = ??	84	10000100	132
		lines (DE Blanking typ. for DE			
	3C	only panels)	0C	00001100	12
		Vertical Active : Vertical Blanking (Tvbp)			
	3D	(upper4:4 bits)	30	00110000	48
		Horizontal Sync, Offset (Thfp)			
	3E	= ?? pixels Horizontal Sync, Pulse Width	40	01000000	64
	3F	= ??? pixels	20	00100000	32
	-	Vertical Sync, Offset (Tvfp) = ?			-
	40	lines Sync Width = ? lines	33	00110011	51
	41	Horizontal Vertical Sync	00	0000000	0
	41	Offset/Width upper 2 bits Horizontal Image Size =???	00	00000000	U
	42	mm	2F	00101111	47
		Vertical image Size = ???		0010111	.,
	43	mm	BD	10111101	189
	4.4	Horizontal Image Size / Vertical	2	00040000	10
	44	image size Horizontal Border = 0 (Zero	10	00010000	16
	45	for Notebook LCD)	00	00000000	0
	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
		Bit[7] 0: Non-interlace, 1:			
		Interlace Bit[6:5] 00: Normal display, no			
		strero, see VESA EDID Spec			
		1.3 Bit[4:3] 00: Analog composite,			
		01: Bipolar analog composite,			
		10: Digital			
		composite, 11: Digital separate			
		Bit[2:1] : The interpretation			
		of bits 2 and 1 is dependent on the decode of			
	47	bits 4 and	4.0	00011010	26
04.1/0	47	3 - see VESA EDID Spec 1.3	1A	00011010	20

6	\rangle

25				
48 (LSB)	Clock/10,000	0D	00001101	13
Pixel 49 (MSB	Clock/10,000)	19	00011001	25
4A (lower	contal Active = xxxx pixels 8 bits)	A0	10100000	160
Horiz xxxx p 4B bits)	zontal Blanking (Thbp) = pixels (lower 8	3E	00111110	62
Horiz blanki	zontal Active/Horizontal ng (Thbp) (upper4:4			
4C bits)		51	01010001	81
	cal Active = xxxx lines	84	10000100	132
lines (4E only p	cal Blanking (Tvbp) = xxxx DE Blanking typ. for DE anels)	0C	00001100	12
Blank	cal Active : Vertical ing (Tvbp) r4:4 bits)	30	00110000	48
Horiz 50 xxxx p	contal Sync, Offset (Thfp) =	40	01000000	64
·: ;: ;:	zontal Sync, Pulse Width =	20	00100000	32
Building School State School S	cal Sync, Offset (Tvfp) = xx Sync Width = xx lines	33	00110011	51
Fig. Horiz	zontal Vertical Sync /Width upper 2 bits	00	00000000	0
54 Horiz	contal Image Size =xxx mm	2F	00101111	47
55 Verti	cal image Size = xxx mm	BD	10111101	189
56 image		10	00010000	16
57 for No	zontal Border = 0 (Zero stebook LCD)	00	00000000	0
58 for No	cal Border = 0 (Zero tebook LCD)	00	00000000	0
strero 1.3 Bit[4:3 01: Bi 10: Di	300: Normal display, no 5] 00: Normal display, no 5] 00: Analog composite, 6] 00: Analog composite, 6] polar analog composite, 6] gital			
59	composite,	1A	00011010	26

		11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of			
	5A	Flag	00	0000000	0
	5B	Flag	00	00000000	0
	5C	Flag	00	0000000	0
	5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
	5E	Flag	00	0000000	0
	5F	Dell P/N 1 st Character	44	01000100	68
	60	Dell P/N 2 nd Character	56	01010110	86
#3 ation	61	Dell P/N 3 rd Character	35	00110101	53
oter rma	62	Dell P/N 4 th Character	4A	01001010	74
crip	63	Dell P/N 5 th Character	31	00110001	49
Timing Descripter #3 Dell specific information	- 55	EDID Revision Bit[6:0] See charts below	0.	30110001	10
in s	64	Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
L D	65	Manufacturer P/N	42	01000010	66
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	34	00110100	52
	68	Manufacturer P/N	31	00110001	49
	69	Manufacturer P/N	50	01010000	80
	6A 6B	Manufacturer P/N Manufacturer P/N (If <13 char, then terminate with ASCII code	34	01010111	87 52
	6C	0Ah, set remaining char = 20h) Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0
4	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
# 16	70	Flag	00	00000000	0
ipte	71	Color Management	00	00000000	0
scr	72	Panel Structure	41	01000001	65
De	73	Frame Rate	21	00100001	33
Timing Descripter #4	74	Light Controller Interface and Luminance	1E	00011110	30
F	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	00	00000000	0
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
	79	Special Features #2	09	00001001	9

	7 A	Special Features #3	01	0000001	1
		(If <13 char, then terminate with ASCII code 0Ah, set remaining			
	7B	char = 20h)	0A	00001010	10
	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
ksum	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
Checksum	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	D5	11010101	213